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Abstract—A new technology for the three-dimensional (3-D)
stacking of very thin chips on a substrate is currently under devel-
opment within the ultrathin chip stacking (UTCS) Esprit Project
24910. In this work, we present the first-level UTCS structure
and the analysis of the thermomechanical stresses produced by
the manufacturing process. Chips are thinned up to 10 or 15 m.
We discuss potentially critical points at the edges of the chips, the
suppression of delamination problems of the peripheral dielectric
matrix and produce a comparative study of several technological
choices for the design of metallic interconnect structures. The
purpose of these calculations is to give inputs for the definition of
design rules for this technology. We have therefore undertaken a
programme that analyzes the influence of sundry design parame-
ters and alternative development options. Numerical analyses are
based on the finite element method.
Index Terms—BCB, copper, creep, finite element simulation, in-
terconnects, MCM, process modeling, thermomechanical stresses,
3-D integration.
I. INTRODUCTION
ULTRATHIN chip stacking (UTCS) will deliver a new, verydense, three-dimensional (3-D) stacking technology for
semiconductor chips. This very dense, ultrathin stacking tech-
nology is of interest to all electronics industries where size and
weight are important for product acceptance. Another advantage
for industry is the possibility of using standard chips from dif-
ferent vendors. The proposed new, dense stack will be based on
photosensitive Benzocyclobutene (onwards BCB). The proce-
dure is as follow. The chips are thinned down to 10–15 m and
then, using planarization techniques as used in semiconductor
processing, the 3-D stack is formed on a silicon substrate by de-
positing layers of dielectric, onto which a metallization copper
structure is patterned. The thinned chips are placed on top of
each dielectric layer and the vertical interconnection is realized
with metal vias.
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This technology has required the development of a thinning
technology applicable to standard finished silicon chips that
achieve a final thickness in the order of 10–15 m using chem-
ical and mechanical procedures [1]. Another challenging point
that required some improvements was the development of trans-
port, attachment and bonding solutions for the very thin silicon
chips that are used in the 3-D stack. Also the existing planariza-
tion techniques used in this stacking methodology had to be duly
modified.
During the fabrication process the structure is subjected to
a series of temperature excursions, and residual stresses can
appear because of the coefficient of thermal expansion (CTE)
mismatch between different materials. These process-induced
stresses may be high enough to cause early failure of the module.
To be able to study these residual stresses we use a para-
metric process-modeling framework to simulate the evolution
of stresses and strains as the structure is sequentially fabricated.
This is in contrast to the usual approach of many researchers
who employ a “frozen-view” model starting from the geometry
of the final configuration. In the “frozen-view” model, the entire
structure is assumed to be stress-free at the curing temperature
of the polymer and then cooled down to the room temperature.
This procedure provides a better understanding of the process
because the material layers are deposited at different temper-
atures, and therefore, not all layers are stress-free at the same
temperature. Furthermore, residual stresses may develop plastic
deformations at intermediate process steps, a feature that can not
be captured by “frozen models.” Previous approaches to solve
this problem were based on the addition of artificial nodes or
multipoint constraints [2], [3]. However, we base our strategy in
the birth/death of elements capability [4], [5]. The details of the
implementation of the modeling approach to take into account
the entire history of the fabrication process and a general dis-
cussion of the features included in our models will be described
in Section II.
Thermomechanical simulation of the stresses due to the man-
ufacturing process requires detailed knowledge of the possibly
temperature dependent mechanical material properties. Unfor-
tunately they strongly depend on the technological conditions
used in the material deposition. Experimental tests have been
done accordingly, and from the analysis of the obtained results
material models have been optimized. This point is addressed
in Section III. In particular we have included stress-relaxation
mechanisms for both copper and pre-cured BCB. An additional
discussion in this section is raised because of the fact that a
thinned chip is far from being a homogeneous slab of silicon.
After all the thinning process has reduced the original silicon
1521–3331/00$10.00 © 2000 IEEE
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substrate to a thickness that is comparable to that of the set of
technological layers of metals and dielectrics that conform the
active circuitry. That is why we also give an effective material
model for this dielectric layer.
As for the results of our calculations many important details
of the structure may be captured with a simple two-dimensional
(2-D) axisymmetric model. The results of this model are con-
tained in Section IV. With regard to the problems of the inter-
connection via structures more detailed 3-D models are in order.
Several structures have been proposed, and their suitability is
discussed in Section V. The final conclusions are summarized
in Section VI.
II. PROCESS SIMULATION
As it has been mentioned in the introduction, we have been
confronted with the problem that the geometry of the model
cannot be fixed right from the onset. This is because the geomet-
rical position of the elements which form a certain layer, depend
on the deformation of the previous layers according to the se-
quence of technological steps. To simulate the sequential fabri-
cation of the multi-layered UTCS structure, which involves the
addition and selective removal of material, we have employed
the element birth and death feature in ANSYS 5.4. The entire
geometric model is defined from the very beginning, but all the
additional layers on top of the substrate are eliminated. From
a numerical point of view, this is accomplished by multiplying
their stiffness matrices by a reduction factor (10 . To simulate
the sequential deposition of the layers, the temperature loads are
applied to the system and the ’dormant’ elements are awaked at
the effective deposition temperatures.
Moreover, the model includes a number of additional fea-
tures. Stress relaxation mechanisms in BCB have been included
in order to model the BCB behavior at intermediate tempera-
tures prior to complete curing. Copper is modeled as an elasto-
plastic material with creep. Silicon is modeled as a perfectly
elastic material. This procedure permits us to obtain the stresses
in the structure along the complete fabrication process, and then




Silicon exhibits no plastic deformation or creep below
800 C. Silicon shows a linear elastic behavior at low strains
and transits abruptly to brittle-fracture behavior at a higher
strain. While plastic deformation in metals is based on
stress-induced dislocation generation in the grain-boundaries
and subsequent dislocation migration that results in a macro-
scopic deformation from intergrain shifts in the material, no
grain boundaries exists in single crystal silicon, and plastic
deformation can only occur through migration of defects
originally present in the lattice or those that are generated at
the surface. As the number of this is very low in single crystal
silicon, the material is perfect elastic [6].
For the determination of the mechanical properties of BCB
and Copper bowing measurements were performed. Wafers
were coated with a single copper or BCB layers, and the
Fig. 1. Thermal stresses against temperature for a 2 m thick Cu layer on a
silicon substrate. The temperature profile imitates the processing steps.
curvature was recorded as a function of temperature and time.
The stresses in the films were calculated from the measurement
results using the Stoney equation
where
measured radius of curvature of the bent substrate;
biaxial modulus of the substrate;
thickness of the substrate;
thickness of the thin film [7].
The measurement system is based on laser interferometry be-
tween the silicon wafer and the extreme of a fiber optic. The
wafer is located within a temperature controlled chamber, so the
thermal cycling suffered by the thin films during the fabrication
process can be replicated. More details can be found in [8].
B. Copper
The thermal cycling experiments show indications of relax-
ation phenomena (Fig. 1). After deposition, the film is in a state
of moderate tension. On heating, the tension decreases and the
stresses become compressive, with a gradually decreasing slope.
On cooling, the stress becomes again tensile up to maxima in the
order of 350–400 MPa. Note that these values are much higher
than the yield strength of bulk copper, which is reported to be
about 100 MPa [9]. On heating again, the stresses describe a
hysteresis cycle, which is more evident in the thinner film.
All these behaviors have been previously observed in alu-





4) low temperature creep;
5) high temperature creep.
Every relaxation mechanism has a characteristic plastic-strain
rate equation. While these effects have been thoroughly studied
in bulk copper [11], this is not the case in thin-film copper. In
the literature, we can find attempts to qualitatively explain the
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Fig. 2. Comparison of experimental data of thermally generated stresses and
copper material models (} experimental results,  model results).
shape of the stress curves during thermal cycling [12]. However,
a complete agreement between theoretical models and experi-
mental results has not yet been achieved [13].
From the modeling point of view, we can not include five
different relaxation mechanisms. Thouless et al. [10] have re-
ported on several creep mechanism in the stress/temperature
plane. Having in mind the models considered in the literature






Assuming the reported creep parameters for bulk copper,
we obtain a qualitatively good agreement between the exper-
imental results and the model predictions. One may obtain
a better fit by optimizing the parameters (see Fig. 2). This
optimization took the three material constants and tried to
minimize the mean square error between the measured stress
and the simulated stress in the complete set of temperature
cycles. The optimization method uses a mixture of steepest
descent and the gradient conjugate method.
For very low temperatures, rate independent plasticity is the
more important material nonlinearity. The strain-stress curve
has been obtained from Wu et al. [4]. A Besseling model (multi-
linear kinematic hardening) has been assumed for the plasticity
model [14].
In Table I a summary of the properties assumed for copper
films can be found. Some of them have been extracted from the
literature and the creep parameters have been obtained from the
optimization work. Although not explicitly given in the table,
a temperature dependence for the CTE and Young modulus of
copper has been assumed in accordance to the behavior of the
bulk material [15].
TABLE I
OPTIMISED COPPER MODEL. THE SYSTEM OF PHYSICAL UNITS MEASURES
PRESSURES IN GPa, LENGTHS IN MICRONS, TIME IN SECONDS AND
TEMPERATURES IN K ([15] PLUS OPTIMIZATION IN THIS WORK)
TABLE II
OPTIMISED BCB MODEL. THE SYSTEM OF PHYSICAL UNITS MEASURES
PRESSURES IN GPa, LENGTHS IN MICRONS, TIME IN SECONDS AND
TEMPERATURES IN K ([16] PLUS OPTIMIZATION IN THIS WORK)
An additional parameter of interest for the FEM modeling is
the effective deposition temperature (the temperature at which
the elements of the pertinent layer are activated). This tempera-
ture has been fitted to reproduce the bowing measurements.
C. BCB
As for BCB we distinguish between two situations: pre-cured
BCB and post-cured BCB. For pre-cured BCB we have con-
sidered two creep mechanisms, and their parameters have also
been fitted by optimization. The material has been modeled in a
simple way so as to take into account a progressive softening of
the material as the temperature increases. Accordingly its Young
modulus at 40 C is 2.6 GPa and 0.1 GPa at 230 C (the Young
modulus is assumed to vary linearly in-between). A summary of
the properties of pre-cured BCB is given in Table II [16]. Fig. 3
shows a comparison with experimental data.
When BCB is cured at 260 C, it becomes a more stable ma-
terial. It has been modeled as a perfectly linear elastic model
with a Young modulus equal to 4.2 GPa (from nanoindentation
measurements [17]) and a Poisson coefficient of 0.34.
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Fig. 3. Comparison of experimental data of thermally generated stresses and
an optimized BCB material model (} experimental results,  model results).
TABLE III
EFFECTIVE MECHANICAL PROPERTIES OF THE CMOS DIELECTRIC LAYER
D. CMOS Dielectric Layer
An additional point of interest is the modeling of the residual
stresses induced by the CMOS dielectric and metal layers.
While in most packaging models the presence of these layers
is neglected in front of the bulk silicon (600 m thick), it is
our belief that this assumption is no longer valid when working
with thinned silicon chips. No clear data is available about
the residual stresses in these dielectric and metal layers, as far
as we know, and these stresses may markedly depend on the
technological conditions at issue. Due to that, we have done
an explorative study assuming a thinned chip formed by two
materials: a thin silicon substrate plus 3 m
´
of a single dielectric
layer. CMOS dielectric layers are mainly silicon oxides and
oxynitrides. Tentative mechanical properties for this equivalent
dielectric layer are summarized in Table III. The mechanical
properties are mainly those of silicon oxide, although a higher
stiffness has been used accounting for the presence of the
oxynitride. A range of compressive biaxial stresses is explored
around a nominal value of 75 MPa (from 50 MPa to 100
MPa). All these values have been inspired by the measurements
performed on the ES2 technology within the DEMAC Esprit
Project 8576.
IV. 2-D AXISYMMETRIC MODEL
A one-layer axisymmetrical UTCS model is represented in
Fig. 4. It comprises the thick silicon substrate, a BCB adhesive
layer between the thinned chip and the substrate, a copper line
Fig. 4. One-level UTCS 2-D model.
TABLE IV
GEOMETRIC PARAMETERS OF THE 2-D AXISYMMETRIC MODEL
and a copper ring. The purpose of this copper ring is to reduce
the risk of delamination at the BCB edge.
A nominal geometry has been analyzed, whose critical di-
mensions are in Table IV. Deviations from this nominal geom-
etry have been analyzed to study the structure behavior in front
of dimensional changes. These studies have to be the input in-
formation for design rule definition.
An additional value, whose influence has been considered,
is the residual stress in the CMOS dielectrics. Compressive
stresses between 50 and 100 MPa have been assumed.
A. Nominal Geometry Results
To our understanding the model presents three areas which
can be a source of problems.
1) Thin-chip edge: stresses induced by different TCE.
2) Copper line: stresses induced by different TCE.
3) Copper ring: reduction of stresses in the BCB caused by
the copper ring, which is then mechanically loaded by the
BCB deformation
In every case, the stress and strain distribution has been obtained
and inspected for critical values.
A major source of problems could be BCB, which is the most
compliant material in the structure. BCB failures can be co-
hesive or adhesive. Of course, reliability is established by the
weakest link. Experiments performed by Dow Chemical [18].
show that the nature of delamination in BCB/silicon structures
was cohesive in the BCB. Typical maximum elongation and ten-
sile strength of BCB is available from the literature. However,
due to film variability, problems may appear at values below
these limits. Equivalent stresses about 70 MPa can be of con-
cern.
B. Thin Chip Corner
Tensile normal stresses about 80 MPa can be observed in the
silicon part of the thinned chips near the edge (see Fig. 5). These
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Fig. 5. Stress tensile state of the silicon part of the thinned chip (GPa).
Fig. 6. Von Mises strains (in %) in the BCB matrix along the chip side wall
for dfferent chip thicknesses. The straight lines indicate the stretch of the path
adjoining the thinned chip in every case.
stresses are the reaction to the compressive state of the dielectric
CMOS layer. Anyway these stresses vanish rapidly toward the
interior or the chip where the active electronics is located, and
80 MPa do not endanger the reliability of silicon as these values
are routinely encountered in silicon pressure sensors. A critical
point for BCB is the upper thin-chip corner where Von-Misses
strains up to 4% may arise (see Fig. 6). However these strains are
very local to the chip corner and they will depend drastically on
the corner geometry and mesh. While these levels remain within
safe limits in the studied range (from 8 to 15 m thick chips
were considered), an extrapolation of the observed behavior will
predict the onset of problems for chips thickness about 40 m.
Nevertheless this value is much bigger than those considered in
the UTCS project.
1) Copper lines: Copper lines appear in tensile (roughly bi-
axial) state with maximum normal stresses about 360 MPa as
expected from the thermal cycling experiments.
2) Copper ring: The copper structure is loaded in flexion by
the BCB (see Fig. 7). This load introduces a stress concentration
at the base of the overhanging copper. This might be of concern
Fig. 7. Normal stresses ( ) in the outer copper ring (GPa). For
interpretation please refer to Fig. 4.
as a possible fatigue issue, but it may also depend upon the pre-
cise geometrical description of the model.
An important conclusion of this preliminary study is that
these three critical regions are independent from each other.
So changes in the geometry in a critical region will not induce
any change in the other regions. This is because in-wafer-plane
dimensions are much bigger than vertical dimensions. This fact
also explains the negligible effect of the chip side dimension
and chip-to-border dimension on the local stress distributions,
as we will remark again later on.
All the analysis up to now refer to the strain and stress distri-
bution at room temperature after the fabrication process. How-
ever, it is clear that the stresses within the structure must be-
come more severe as the temperature decreases. We have con-
sidered a minimum storage temperature of 55 C. At this tem-
perature all the structure suffers from a larger thermal load and
consequently all the stresses increase. As expected the copper
outer ring may suffer considerable compressive stresses. An im-
portant increase is also observed in the BCB at the upper chip
corner, with values approaching 6%.
A thorough parametric study was performed varying a wide
range of geometric and mechanical variables. These studies re-
veal that many parameters are quite irrelevant as far as ther-
momechanical stresses are concerned: chip-to-border distance
(1000 to 5000 m), top BCB thickness (1 to 3 m), and adhesive
BCB thickness (2 to 4 m). We also considered different chips
sizes (from 5 to 25 mm), and no mechanical effects could be at-
tributed to this parameter. If some effect is empirically observed
it should be attributed to technological problems regarding BCB
spreading or perhaps chips attachment to the adhesive.
V. THREE-DIMENSIONAL VIA STRUCTURES
For the realization of electric contacts within the dielectric
matrix it was necessary to devise new via structures to go over
the slopes between different metal levels. These high aspect
ratio via(HARVI) structures are made with electroplated copper.
An image thereof may be seen in Figs. 8–10. In fact three dif-
ferent models were proposed. In all of them the via connects a
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Fig. 8. Upper line descends to meet the stud (GPa).
Fig. 9. Upper line ascends to meet the stud (GPa).
20 m wide and 2 m thick copper line on the silicon substrate
with a second copper line with the same dimensions which starts
from the via and runs orthogonal to the first one. This second
copper line is on top of a 15 m thick BCB:
Geometry A: Both lines are connected through an electro-
plated copper stud. However, the upper line has to descend to
meet the stud (Fig. 7).
Geometry B: Differs from geometry A because the upper
copper line runs lower than the copper stud and has to climb
to meet the stud (Fig. 8).
Geometry C: This model would be an attempt to carry over
a standard sputtered nonfilled via into the UTCS technology. In
particular no electroplated copper stud is used. The upper line
descends 10 m to find the bottom line (Fig. 9).
In the absence of more information, the mechanical proper-
ties of electroplated copper have been assumed to be the same as
those for sputtered copper (with the exception the effective de-
position temperature, which has been assumed to equal 20 C).
Fig. 10. Traditional nonfilled via: Von Mises stresses (GPa).
The von Mises stresses appear in the Figs. above for these
models. Several interesting conclusions can be drawn. High
equivalent stresses approaching 500 MPa appear in all the
models within the via region (but some stress concentration
points may be attributed to spurious geometrical features). The
surrounding BCB is not strongly perturbed by the presence
of the via. Copper studs in models A, B are substantially free
of stresses. In model A, the stress in the upper copper line
descending toward the stud is about 330 MPa. In model C,
very high stresses appear at the lower part of the upper copper
line with values approaching 430 MPa. At the base, some local
points show stresses up to 500 MPa. Model B also presents
high stress levels: the upper Cu line is pulled and the effect of
this motion appears at the region where this line reaches the
hat-like structure on top of the stud. Stress levels about 470
MPa are calculated. This stress concentration point, in contrast
with others commented along this work, has a real existence,
and cannot be attributed to a singularity of the geometrical
description. Observe that in model A the upper copper line has
a BCB cushion sandwiched between it and the copper stud,
which prevents such stresses from appearing. A comparison of
these results indicates that model A is mechanically superior
to models B and C.
VI. CONCLUSION
We have analyzed the problems associated with the evalua-
tion of thermomechanical stresses in a one-level UTCS struc-
ture using the finite element method. In order to obtain reli-
able answers it has been required to design sensible material
models, which is one important achievements of this work. A
second important point is that according to our results the UTCS
technology admits a great freedom with respect to the choice of
many design parameters, which leaves open the possibility for it
being applied in a wide range of applications. Thirdly we have
been able to give a computationally based justification to sup-
port the choice of a particular via stud model with respect to
other potential alternatives.
Authorized licensed use limited to: Universitat de Barcelona. Downloaded on February 16, 2009 at 04:06 from IEEE Xplore.  Restrictions apply.
LESEDUARTE et al.: RESIDUAL THERMOMECHANICAL STRESSES IN THINNED-CHIP ASSEMBLIES 679
ACKNOWLEDGMENT
The authors would like to thank Dr. J. R. Morante.
REFERENCES
[1] S. Pinel, J. Tasselli, A. Marty, J. P. Bailbe, E. Beyne, R. Van Hoof, S.
Leseduarte, S. Marco, O. Vendier, and A. Coello-Vera, “A new ultra-thin
3-D integration technique: technological and thermal investigations,” in
Proc. DTIP’2000, Paris, France, May 2000.
[2] A. O. Cifuentes and I. A. Shareef, “Modeling of multilevel structures: a
general method for analyzing stress evolution during processing,” IEEE
Trans. Semiconduct. Manufact., vol. 5, pp. 128–137, 1992.
[3] A. O. Cifuentes and I. A. Shareef, “Some modeling issues on the fi-
nite element computation of thermal stresses in metal lines,” J. Electron.
Packag., vol. 115, pp. 392–399, 1993.
[4] S. X. Wu, C. P. Yeh, K. X. Hu, and K. Wyatt, “Process modeling for mul-
tichip module thin film interconnects,” ASME Cooling Thermal Design
Electron. Syst., vol. 319, pp. 175–179, 1995.
[5] R. C. Dunne and S. K. Sitaraman, “Process modeling for sequential
build-up of multi-layered structures,” in Proc. 48th Electron. Comp.
Technol. Conf., Seattle, WA, 1998.
[6] M. Madou, Proceedings of the IEEE Conference on Robotics and Au-
tomation. Boca Raton, FL: CRC, 1997.
[7] P. H. Townsend, D. M. Barnett, and T. A. Brunnner, “Elastic relation-
ships in a layered composite media with approximation for the case of
thin films on a thick substrate,” J. Appl. Phys., vol. 62, pp. 4438–4444,
1987.
[8] P. Singer, “Film stress and how to measure it,” Semicond. Int., vol. 15,
pp. 54–58, 1992.
[9] WWW Materials Database:. [Online]: Available at
http://mems.isi.edu/mems/materials
[10] M. D. Thouless, J. Gupta, and J. M. E. Harper, “Stress development and
relaxation in copper films during thermal cycling,” J. Mater. Res., vol.
8, pp. 1845–1852, 1993.
[11] H. J. Frost and M. F. Ashby, Deformation-Mechanisms Maps. Oxford,
U.K.: Pergamon, 1982.
[12] P. A. Flinn, “Measurement and interpretation of stress in copper films
as a function of thermal history,” J. Mater. Res., vol. 6, pp. 1498–1501,
1991.
[13] R. P. Vinci, E. M. Zielinski, and J. C. Bravman, “Thermal strain and
stress in copper thin films,” Thin Solid Films, vol. 262, pp. 142–153,
1995.
[14] ANSYS, User’s Manual Houston, TX, 1997.
[15] J. C. Weast, CRC Handbook of Chemistry and Physics, 55th
ed. Cleveland, OH: CRC, 1974.
[16] A. J. G. Strandjord, W. B. Rogers, Y. Ida, R. R. Devellis, S. Shiau, E.
S. Moyer, D. M. Scheck, and P. E. Garrou, “Photosensitive benzocy-
clobutene for stress-buffer and passivation applications,” in Proc. 47th
Eectron. Comp. Technol. Conf., San José, CA, 1997, pp. 1260–1268.
[17] M. Nadal, , privatre communication, Univ. Perpignan.
[18] J. Im, E. O. Shaffer, R. Peters, T. Rey, C. Murlick, and R. L. Sammler,
“Physical and mechanical properties determination of photo-BCB-based
thin films,” in Proc. ISHM’96, 1996, pp. 168–175.
Sergio Leseduarte received the B.A. degree in physics, the E.E. degree, and the
Ph.D. degree in vacuum effects in quantum field theories from the University of
Barcelona, Barcelona, Spain, in 1992, 1996, and 1997, respectively.
He worked in the Department of Electronics, University of Barcelona, as a
Contracted Researcher, from 1997 to 1998, and until January 2000 as an As-
sistant Professor. Since February 2000, he has been a member of the Biome-
chanics Group, Institute of Sport Science, Friedrich Schiller University, Ger-
many, engaged in research of hydraulic locomotion systems. His main interests
are mechatronics, biomechanics, dielectrophoresis, finite elements, simulation,
and modeling.
Santiago Marco received the B.S. degree in physics and the Ph.D. degree in
the development of a novel silicon sensor for in-vivo measurements of the blood
pressure from the University of Barcelona, Barcelona, Spain, in 1988 and 1993,
respectively.
He has been an Associate Professor, Universistat de Barcelona, Barcelona,
Spain, since 1995. From 1989 to 1990, he was working on the electro-optical
characterization of deep levels in GaAs. From 1990 to 1993, he a was regular
visitor of the Centro Nacional de Microelectrònica. In 1994, he was a Visiting
Professor at the Universita di Roma “Tor Vergata,” Rome, Italy, working on
electronic noises. He has published about 30 papers in scientific journals and
books. His current research interests are the modeling, simulation, and test of
microsystems, and the development of intelligent gas sensing systems.
Eric Beyne, photograph and biography not available at the time of publication.
Rita Van Hoof received the B.S. degree in biochemical engineering from the
KIH De Nayer, St. Katelijne Waver, Belgium, in 1986.
In 1988, she joined IMEC, Leuven, Belgium. Since 1990, she has worked on
thin film processing issues for MCMs.
Antoine Marty received the Dr.Elect and Dr.Sci. degrees, both from the Uni-
versity Paul Sabatier, Toulouse, France, in 1974 and 1980, respectively.
Since 1976, he has been at the Laboratoire d’Analyze et d’Architecture des
Systèmes, Centre National de la Recherche Scientifique, Toulouse. His main
research activities are in physical modeling, design optimization, processing,
and characterization of AlGaAs/GaAs heterojunction bipolar transistors-based
high-frequency and/or high-power and photodetector devices, and digital inte-
grated circuits. His latest research interests include the thermal management of
transferred power HBTs and innovative 3-D packaging technologies.
Stéphane Pinel received the B.S. degree from Toulouse University, Toulouse,
France, and is currently pursuing the Ph.D. degree in microelectronics and mi-
crosystems, Laboratoire d’Analyze et d’Architecture des Systèmes, Centre Na-
tional de la Recherche Scientifique, Toulouse.
He has worked on the ultrathin chip stacking (UTCS) project for three years.
Olivier Vendier, photograph and biography not available at the time of publi-
cation.
Augustín Coello-Vera, photograph and biography not available at the time of
publication.
Authorized licensed use limited to: Universitat de Barcelona. Downloaded on February 16, 2009 at 04:06 from IEEE Xplore.  Restrictions apply.
